

JC974 U.S. PTO
10/036020

12/26/01

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM 10036020	FILING DATE 12/26/2001	CLASS 438	SUBCLASS 268	GAU 2812	EXAMINER 2825 KESHAVAR.
----------------------	---------------------------	--------------	-----------------	-------------	-------------------------------

**APPLICANTS: Chittipeddi Sailesh; Kelly Michael ✓

**CONTINUING DATA VERIFIED: None ✓

**FOREIGN APPLICATIONS VERIFIED: None ✓

PG-PUB DO NOT PUBLISH ☐ RESCIND ☐

Foreign priority claimed ☐ yes ☒ no
35 USC 119 conditions met ☐ yes ☒ no

Verified and Acknowledged Examiners's initials *MC*

ATTORNEY DOCKET NO

Chittipeddi 89-14

TITLE : CMOS vertical replacement gate (VRG) transistors

U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-95)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drwg.	Figs. Drwg. Print Fig.
<input type="checkbox"/> TERMINAL DISCLAIMER		Applicant Examiner	
		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)

BEST AVAILABLE COPY

BEST AVAILABLE COPY